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High Dynamic Performance Programmed PWM Control of a
Multilevel Inverter with Capacitor DC Sources
John N. Chiasson, Zhong Du, Burak Özpineci, and Leon M. Tolbert
Abstract—A cascade multilevel inverter consisting of a stan-
dard 3-leg inverter supplied by a DC source and three full
H-bridges each supplied by a capacitor is considered for use as
a motor drive. The capacitor H-bridges can only supply reactive
voltage to the motor while the standard three leg inverter can
supply both reactive and active voltage. A switching control
algorithm is presented that shows this inverter topology can
be used as an AC drive achieving considerable performance
advantages (e.g., higher motor speed) compared to using a
standard 3-leg inverter while at the same time regulating the
capacitor voltages. The converter controller is a fundamental
frequency switching controller based on programmed PWM
to achieve higher efficiency (less power losses in the switches)
compared to high-frequency PWM approaches. As is well
known, the programmed PWM switching times are computed
assuming the drive is in sinusoidal steady-state, that is, the de-
rived switching angles achieve the fundamental while rejecting
specified harmonics if the voltage waveforms are in sinusoidal
steady-state. Here it shown that the switching commands to
the converter can be implemented in a smooth fashion for
voltage waveform commands whose frequency and amplitudes
are continuously varying.
Index Terms—Cascade Multilevel Inverter, Capacitor
Sources, Reactive Voltage, Dynamic Programmed PWM
I. INTRODUCTION
A cascade multilevel inverter (CMLI) is a power electronic
device built to synthesize a desired AC voltage from several
levels of DC voltages. Such inverters have been the subject of
research in the last several years [1][2][3][4], where the DC
levels were considered to be identical in that all of them were
either batteries, solar cells, etc. In [5], a multilevel converter
was presented in which the two separate DC sources were
the secondaries of two transformers coupled to the utility
AC power. Corzine et al [6] have proposed using a single
DC power source and capacitors for the other DC sources.
A method was given to transfer power from the DC power
source to the capacitor in order to regulate the capacitor
voltage. A similar approach was later (but independently)
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proposed by Du et al [7]. Explicit conditions when the
capacitor voltage can be regulated are given in terms of
the modulation index and power factor angle in [8]. Other
similar methods have also been proposed by Veenstar and
Rufer [9][10][11].
Here a cascade multilevel inverter consisting of a standard
3-leg inverter supplied by a DC source and three full H-
bridges each supplied by a capacitor is considered for use
as an AC motor drive. The basic idea is that the capacitor
H-bridges supply the reactive voltage required of the motor
and the standard three leg inverter supplies the active voltage.
A control algorithm is presented that shows this inverter
topology can provide this capability while simultaneously
keeping the capacitor voltage regulated.
In addition, a fundamental frequency switching controller
based on programmed PWM is used to achieve higher
efficiency (lower losses in the switches) compared to high-
frequency (sine-triangle) PWM approaches. However, as is
well known, the programmed PWM switching times/angles
are computed assuming the drive is in sinusoidal steady-state,
that is, the derived switching angles achieve the fundamental
while rejecting specified harmonics assuming the voltage
waveforms are in sinusoidal steady-state. We propose a
method to dynamically implement the programmed PWM
switching times/angles for smooth transitions under a varying
(amplitude and frequency) voltage command.
II. CMLI ARCHITECTURE
Figure 1 shows a DC source connected to a single leg of
a standard 3-leg inverter and second DC source consisting
of a capacitor.
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Fig. 1. One leg of a 3-leg inverter connected to a full H-bridge with a
capacitor DC source.
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The output voltage v1 of this leg (with respect to the
ground) is either +Vdc/2 (S5 closed) or −Vdc/2 (S6 closed).
This leg is connected in series with a full H-bridge which
is supplied by a capacitor. If the capacitor is kept charged
to Vdc/2, then the output voltage of the H-bridge can take
on the values +Vdc/2 (S1&S4 closed), 0 (S1&S2 closed or
S3&S4 closed), or −Vdc/2 (S2&S3 closed). Due to this
series connection in the topology of Fig. 1, we will use
the current as the reference for active/reactive quantities
rather than the voltage. The voltage out of the multilevel
inverter that is in phase with the current will be referred to
as the active voltage while the voltage 90◦ out of phase with
the current will be referred to as the reactive voltage. The
approach here is to have the H-bridge provide the reactive
part of the voltage (the component 90◦ out of phase with
the load current) so that the capacitor is not discharged. The
standard three leg inverter then provides the active part of
the voltage (the component in phase with the load current).
As a consequence, this inverter provides a voltage boost to
account for the reactive voltage required by the load.
A. Reactive Voltage Control
We now present a method for providing the reactive
voltage while regulating the capacitor voltage as proposed
by one of the authors (B. Özpineci). Let iS1, iS2, and iS3 be
the stator currents and define the space vector form [12] of
the stator currents as
iS = iSa + jiSb ,
r
2
3
³
iS1 + ej2π/3iS2 + ej4π/3iS3
´
.
(1)
Similarly, let vS1, vS2, and vS3 be the stator phase voltages
and define the space vector form of the stator voltages as
vS = vSa + jvSb ,
r
2
3
³
vS1 + ej2π/3vS2 + ej4π/3vS3
´
.
(2)
We then decompose the voltage into its active and reactive
components with respect to the stator current as
vS_active , vS ·
iS
|iS |
(3)
vS_reactive , vS ·
jiS
|iS |
(4)
where “·” denotes the vector dot product, i.e.,
vS ·iS , (vSa + jvSb)·(iSa + jiSb) , vSaiSa+vSbiSb. (5)
Note that we are making the identification vSa + jvSb ↔
[vSa, vSb]T and iSa + jiSb ↔ [iSa, iSb]T so that “·” is a
vector operation and not complex multiplication. Further, we
define jiS , j (iSa + jiSb) = −iSb + jiSa ↔ [−iSb, iSa]T .
With these definitions, we have
(iS) · (jiS) , (iSa + jiSb) · j (iSa + jiSb)
= (iSa + jiSb) · (−iSb + jiSa)
= 0
|iS | =
p
iS · iS =
q
i2Sa + i
2
Sb.
The idea here is that iS/ |iS | and jiS/ |iS | are two orthog-
onal vectors and are used as a new set of basis vectors (the
original basis being [1, 0]T and [0, 1]T ). In (3) and (4) we
projected the voltage vector vS onto these two vectors to
obtain the components of the voltage vector with respect to
this new basis, that is, a component in phase with the current
and a component 90 degrees out of phase with the current.
We can then rewrite the voltage vector vS with respect to
this new basis as
vS_active , vS_active
iS
|iS |
(6)
vS_reactive , vS_reactive
jiS
|iS |
. (7)
Then
vS = vS_active + vS_reactive
where vS_active is a vector parallel to iS and vS_reactive is a
vector perpendicular to iS . As a consequence, over a cycle
of period T we haveZ
T
vS · iSdt =
Z
T
vS_active · iSdt+
Z
T
vS_reactive · iSdt
=
Z
T
vS_active · iSdt (8)
as vS_reactive · iS = 0. Using the two-phase to three-
phase transformation, the command voltages to the three leg
inverter (with the DC source) are then
vS1active =
r
2
3
Re
¡
vS_active
¢
vS2active =
r
2
3
Re
³
vS_activee
−j2π/3
´
vS3active =
r
2
3
Re
³
vS_activee
−j4π/3
´
.
while the command voltages to the H-bridge (with the
capacitor sources) are
vS1reactive =
r
2
3
Re
¡
vS_reactive
¢
vS2reactive =
r
2
3
Re
³
vS_reactivee
−j2π/3
´
vS3reactive =
r
2
3
Re
³
vS_reactivee
−j4π/3
´
.
If there were no losses, the capacitors would keep their
voltage level as they are only supplying reactive voltage.
However, there are invariably going to be losses and so a
control loop is required to regulate the capacitor voltages. To
do so, we modify the command voltages to the H-bridges.
Let Vc be the desired value of the capacitor voltage and vc
be its measured value. The command voltage to the first H-
bridge is modified to be
vS1reactive =
r
2
3
Re
¡
vS_reactive
¢
−Kcap (Vc − vc1) vS1active. (9)
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Here Kcap > 0 is the controller gain for regulating the
capacitor voltage level. Note that over one period T of a
cycle the energy out of the capacitor is given byZ
T
vS1reactiveiS1dt =
r
2
3
Z
T
Re(vS_reactive)iS1dt
−Kcap(Vc − vc1)
Z
T
vS1activeiS1dt
=−Kcap(Vc − vc1)
Z
T
vS1activeiS1dt
(10)
where it was assumed that Vc−vc1 does not vary significantly
over a single period. If vc1 < Vc, then the capacitor needs
charging and energy must be supplied to the capacitor, i.e.,
the energy out of the capacitor must be negative. Equation
(10) shows that the controller does indeed do this because
vS1active and iS1 have the same sign (they are in phase) so
that
R
T vS1activeiS1dt > 0 and thereforeZ
T
vS1reactiveiS1dt =−Kcap (Vc − vc1)
Z
T
vS1activeiS1dt
< 0. (11)
That is, energy is being supplied to the capacitor of phase
1 to recharge it. Similarly, if vc1 > Vc, the controller will
discharge the capacitor.
In summary, the voltage commands to the H-bridges are
vS1reactive =
r
2
3
Re
¡
vS_reactive
¢
−Kcap (Vc − vc1) vS1active
vS2reactive =
r
2
3
Re
³
vS_reactivee
−j2π/3
´
−Kcap (Vc − vc2) vS2active
vS3reactive =
r
2
3
Re
³
vS_reactivee
−j4π/3
´
−Kcap (Vc − vc3) vS3active.
B. Simulations
The controller is set up so that the H-bridge with capacitor
sources supply reactive voltage and each leg of the three
leg inverter supplies only active voltage. A PM synchronous
machine was chosen as they often require significant reactive
voltage. The DC link voltage Vdc was set to 250 V yet the
overall voltage used is less than 200 V as shown in Fig. 3.
Consequently, the supply for the three leg standard inverter is
100 V and the capacitors for the H-bridge are charged and
regulated to Vdc/2 = 125 V . With respect to the reactive
voltage, the CMLI is thus providing a boost of 2.5 times
that of a standard three leg inverter. The motor’s parameter
values are an inertia of J = 0.1 kg-m2, np = 4 pole-pairs,
stator resistance is RS = 0.065 Ohms, stator inductance is
LS = 3 mH, torque/back-emf constant KT = Kb = 0.37
Nm/A (V/rad/s) and a load torque of τL = 19 Nm. The
H-bridge capacitor value is C = 0.01 F.
For comparison purposes, simulations were performed
using both the multilevel inverter of Fig. 1 and a standard
3-leg inverter (i.e., only the bottom half of Fig. 1). Though
the multilevel inverter can supply up to ± (Vdc + Vdc/2)) =
±250 V, it can do this and maintain regulation of the
capacitor voltages only if 150 V of the 250 V is reactive
voltage.
The PM motor was run to achieve the highest possible
speed under the given load and available voltage. This is
shown in Fig. 2. The standard 3-leg inverter could only
achieve a maximum speed of 212 rad/s while the proposed
multilevel inverter could get the motor up to 275 rad/s using
the same DC source voltage.
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Fig. 2. Rotor speeds achievable using a standard 3-leg inverter (left) and
the proposed multilevel inverter (right).
The corresponding voltages for the speed trajectories of
Fig. 2 are shown in Fig. 3. The peak voltage of the stan-
dard 3-leg inverter is nearly a six step wave form with
Vdc/2 = 100 V corresponding to a fundamental voltage of
(4/π)Vdc/2 = 127 V peak while the multilevel inverter is
supplying up to 165 V peak.
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Fig. 3. Left: Voltage using a standard 3-leg inverter. Right: Voltage obtained
using the proposed multilevel inverter.
The corresponding torques for the above trajectories are
shown in Fig. 4. The chattering shown in the torque response
of the standard 3-leg inverter is due to the fact its link voltage
is limited to 100 V and the controller is asking for more than
100 V on the output (see the left-side of Fig. 3). The torque
produced is greater in the case of the multilevel inverter as
the motor is being accelerated to a higher speed in the same
amount of time.
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Fig. 4. Left: Motor torque using standard 3-leg inverter. Right: Motor
torque using proposed multilevel inverter.
The stator currents are shown in Fig. 5.
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Fig. 5. Left: iS1 for a standard 3-leg inverter. Right: iS1 for the proposed
multilevel inverter.
The stator current and the reactive component of the stator
voltage (the output of the H-bridge) are plotted in Fig. 6
showing that they are 90◦ out of phase. (Both signals were
put through a low pass filter with a cutoff of 5 kHz.).
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Fig. 6. Stator current iS1 (A) and the reactive component vS1_reactive
(V) vs. time (s).
Fig. 7 is a plot of the stator current and the active
component of the voltage (output of the three leg inverter)
showing that they are in phase. (Both signals were put
through a low pass filter with a cutoff of 5 kHz.)
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Fig. 7. Stator current iS1 (A) and the active component vS1_active (V)
vs. time (s).
The capacitor voltage as a function of time is plotted in
Fig. 8 showing that it is kept within about 2 volts of the
desired value.
0 1 2 3 4 5 6
122
123
124
125
126
127
128
129
Fig. 8. Capacitor voltage (V) versus time (s).
The electrical power vS1iS1 + vS2iS2 + vS3iS3 and the
mechanical power τω are shown in Fig. 9.
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Fig. 9. Electrical and mechanical power (W) vs. time (s).
The power factor angle φ is defined by
φ , cos−1
µ
vS1iS1 + vS2iS2 + vS3iS3
3VSIS
¶
VS = |vS |
IS = |iS |
with iS , vS given by equations (1) and (2), respectively. φ
is plotted in Fig. 10. Note that the machine operates with
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a rather large power factor angle so that the drive requires
significant reactive voltage making the choice of a capacitor
fed H-bridge CMLI attractive.
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Fig. 10. Power factor angle φ vs time.
III. DYNAMIC PROGRAMMED PWM
Programmed PWM techniques have been proposed for
over 30 years for choosing the switching angles in an inverter
to provide a specified fundamental voltage and eliminate
various higher-order harmonics. If the switching losses in an
inverter are not a concern (i.e., switching on the order of a
few kHz is acceptable), then the sine-triangle PWM method
and its variants are very effective for controlling the inverter
[13]. On the other hand, for systems where high switching
efficiency (low power loss) is of importance, it is desirable
to keep the switching frequency much lower. In this case,
another approach is to choose a finite number of switching
times ti per period T (with a corresponding finite number of
switching angles θi = (ti/T ) 2π) such that a desired funda-
mental output is generated and specifically chosen harmonics
of the fundamental are suppressed [13][14][15][16][17]. This
is referred to as harmonic elimination or programmed PWM
as the switching angles θi are chosen (programmed) to elim-
inate specific harmonics. However, these methods assume
the drive is in sinusoidal steady-state, that is, the derived
switching angles achieve the fundamental while rejecting
specified harmonics if the voltage waveforms are in sinu-
soidal steady-state. In an application such as a motor drive,
it is typically the case that the frequency and amplitude of the
voltage waveform is changing in response to the changing
speed of the motor, that is, dynamic performance is required.
As pointed out by Holtz and Beyer [18][19], applications of
programmed PWM techniques are few because of their low
dynamic performance.
A new approach which achieves high dynamic perfor-
mance programmed PWM has been proposed by one of the
authors (Z. Du) and is now discussed. To fix ideas, consider
again the five-level inverter shown in Fig. 1. A fundamental
switching scheme for the output waveform is shown in Fig.
11 where θ1 and θ2 are the switching angles relative the
fundamental period.
π2
dcV
dcV2
1
dcV2
1
−
dcV−
π2θ1θ
θ
Fig. 11. Output waveform of a five-level cascade multilevel inverter.
As in the previous section, vS = vSa + jvSb ,p
2/3
¡
vS1 + ej2π/3vS2 + ej4π/3vS3
¢
. We rewrite this space
vector in polar coordinate form as vS = vSejθ where
vS ,
p
v2Sa + v
2
Sb and θ , tan−1 (vSb/vSa) (see Fig. 12).
sv
θ
sv
θje
sv
sv=
sbv
sav
sav= sbvj+
Fig. 12. Space vector form of the commanded stator voltages.
The switching angles θ1 and θ2 of Fig. 11 are determined
solely by the modulation index m , 4
π
vS
s (Vdc/2)
where Vdc
is the link voltage and s = 2 is the number of DC sources
[20]. That is, the output waveform is completely determined
by the modulation index and, in particular, does not depend
on the specific value of the period T of the fundamental
waveform.
The (instantaneous) angle θ of the commanded stator
voltage is computed modulo 2π determining its position
in the interval [0, 2π] and thus according to Fig. 11 the
corresponding switch positions are determined. We remark
that for a significant range of the modulation index, the
angles θ1 and θ2 of the waveform of Fig. 11 can be chosen
to achieve a given fundamental voltage and no fifth harmonic
[21][20] (see the Appendix).
Dynamic Programmed PWM Algorithm
1) Compute the voltage command vS to the inverter (e.g.,
a field-oriented controller based on measured stator
currents, speed and/or position).
2) Compute the magnitude vS ,
p
v2Sa + v
2
Sb and phase
θ , tan−1 (vSb/vSa) of the command voltage. These
will typically be noisy because, for example, a field-
oriented controller uses noisy measurements of the
currents.
3) Put the voltage magnitude through a low pass filter to
eliminate some of the noise.
4) Put the filtered magnitude through a lookup table con-
taining the preprogrammed PWM switching patterns to
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obtain the switching angles. (It typically will not help
to filter the phase because it changes too rapidly and
any filter that removes the noise will invariably cause
too much of a delay in the phase).
5) Check the value of the computed phase angle θ against
the switching angles to determine the value of the
inverter output voltage (and therefore switch positions).
A. Simulations with Dynamic Programmed PWM
As an illustration of the approach, command voltages to
the inverter were ramped up in magnitude and frequency.
Specifically, the phase 1 voltage is given by vS1(t) =
VS sin(ωSt) with ωS(t) = 2π(100)t and VS(t) = 100t and
is plotted in Fig. 13.
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Fig. 13. vS1(t) = VS sin(ωSt), ωS(t) = 2π(100)t and VS(t) = 100t.
The inverter simulated is a five level multilevel inverter
with a DC link of Vdc = 100 V. For VS ≤ 38 (modulation
index of 0.484) the capacitor DC sources are not needed
so a bipolar scheme was used with the 3-leg inverter while
for higher voltage amplitudes the fundamental switching
scheme of Fig. 11 was used. Figures 14, 15, 16, 17, and
18 are enlarged views of Fig. 13 along with the inverter
output voltage computed from the commanded voltage at
t = 0.2, 0.35, 0.5, 0.75 and 1.0, respectively. These sequence
of figures demonstrate the smooth transition of CMLI output
waveform as the frequency is increased.
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Fig. 14. Bipolar scheme where VS = 20 V and ωS = 25 rad/s.
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Fig. 15. Bipolar switching with VS = 35 V and ωS = 77 rad/s.
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Fig. 16. Fundamental switching with VS = 55 V and ωS = 155 rad/s.
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Fig. 17. Fundamental switching with VS = 75 V and ωS = 350 rad/s.
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Fig. 18. Fundamental switching with VS = 100 V and ωS = 635 rad/s.
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B. Field-Oriented Control with Dynamic Programmed PWM
We now use a dynamic programmed PWM algorithm to
drive an induction motor. The induction motor parameters
are M = 0.011 H, RR = 3.9 Ohms, RS = 1.7 Ohms,
LR = 0.014 H, LS = 0.014 H, J = 0.00011 kgm2, np = 3
pole-pairs and Vdc = 100 V. The motor was brought up from
zero speed to 838 rad/s (400 Hz) as shown in Fig. 19. The
corresponding current in stator phase 1 is shown in Fig. 20.
A field-oriented controller was used to have the motor
provide the tracking shown in Fig. 19. The output of the field
oriented controller is the stator voltage and its magnitude
|vS | for the above trajectory is shown in Fig. 21 (the
corresponding modulation index is easily calculated).
Figure 22 is a plot of the command voltage from the
controller and the inverter output voltage with a voltage
magnitude vS = 52 V and a frequency ωS = 945 rad/s
(150 Hz), and is implemented using a five-level multilevel
switching scheme. Figure 23 shows a plot of the command
voltage from the controller and the inverter output voltage
with voltage magnitude vS = 67 V and frequency ωS =
2513 rad/s (400 Hz), and is implemented using a five-level
multilevel switching scheme.
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Fig. 19. ω and ωref (rad/s) versus time (s).
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Fig. 20. Stator current iS1 (A) versus time (s).
0 0.5 1 1.5
0
20
40
60
80
Fig. 21. |vS | (V) versus time (sec).
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Fig. 22. Commanded and inverter output voltage (V) with VS = 52 V
and ωS = 945 rad/s (150 Hz).
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Fig. 23. Commanded and inverter output voltage (V) with VS = 67 V
and ωS = 2513 rad/s (400 Hz).
IV. CONCLUSIONS
A five-level cascade multilevel inverter topology has been
proposed that requires only a single standard 3-leg inverter
and capacitors as the power sources. An algorithm was
presented that could simultaneously regulate the (capacitor
sourced) voltage of the H-bridges and produce the requisite
reactive voltage required by the AC machine. Simulations
showed that the multilevel PM drive can attain significantly
higher speeds compared to the standard three leg inverter
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simply because the capacitor sourced H-bridges provide the
reactive voltage required by the load.
Additionally, a method to dynamically implement pro-
grammed PWM switching patterns was presented and was
shown to smoothly set the switching angles while the voltage
command varied in frequency.
V. APPENDIX
The Fourier series expansion of the (stepped) output
voltage waveform of the multilevel inverter as shown in
Figure 11 is
V (ωt) =
∞X
n=1,3,5,...
4Vdc
nπ
³
cos(nθ1) + cos(nθ2)
´
sin(nωt)
(12)
Given a desired fundamental voltage V1, the goal here is to
determine the switching angles θ1, θ2 so as to make the first
harmonic equal to the desired fundamental voltage V1 and
the 5th order harmonic zero. (As the application of interest
here is a three-phase motor drive, the triplen harmonics in
each phase need not be canceled as they automatically cancel
in the line-to-line voltages.) The mathematical statement of
these conditions is
4Vdc
π
³
cos(θ1) + cos(θ2)
´
= V1
(13)
cos(5θ1) + cos(5θ2) = 0.
This is a system of two transcendental equations in the
two unknowns θ1, θ2. To solve these equations, let x1 =
cos(θ1) and x2 = cos(θ2) and use the trigonometric identity
cos(5θ) = 5 cos(θ) − 20 cos3(θ) + 16 cos5(θ) so that the
conditions (13) become
p1(x1, x2) , x1 + x2 −m = 0
p2(x1, x2) , 5x1 − 20x31 + 16x51 + 5x2 − 20x32 + 16x52
= 0
where x = (x1, x2) and m , V1/ (4Vdc/π). This is a set
of two equations in the two unknowns x1, x2. Further, the
solutions must satisfy 0 ≤ x2 < x1 ≤ 1. To solve this set
one simply solves
p2(x1,m− x1) = 0
for all roots x1i satisfying 0 < x1i ≤ 1. For each such root
x1i, the corresponding root x2i = m − x1i keeping only
those solution pairs (x1i, x2i) that also satisfy 0 ≤ x2i <
x1i ≤ 1. The corresponding angles are θ1 = cos−1(x1), θ2 =
cos−1(x2) where the cos−1 is restricted to the angle in
the first quadrant. (This approach to solving the harmonic
elimination equations is generalized in [20][21].)
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